

## CLAIMS

What is claimed is:

- 1           1. A digital signal processing system, comprising:  
2           a plurality of processor subsystems that each include:  
3                 at least one memory device; and  
4                 a memory bus multiplexer coupled to each of said at least one memory  
5                 device by a subsystem memory bus; and  
6                 a direct memory access (DMA) controller,  
7           wherein each of the DMA controllers is coupled to each of said memory bus  
8           multiplexers and is configured to access each of said memory devices via  
9           the corresponding subsystem memory bus.
- 1           2. The system of claim 1, wherein the plurality of processor subsystems are  
2           fabricated on a single chip.
- 1           3. The system of claim 1, wherein each of the plurality of processor subsystems  
2           further includes:  
3                 a host port interface (HPI) unit coupled to the memory bus multiplexer and  
4                 configured to access the memory device via the subsystem memory bus.
- 1           4. The system of claim 3, wherein each of the HPI units is coupled to each of the  
2           memory bus multiplexers and is configured to access each of the memory devices via the  
3           corresponding subsystem memory bus.
- 1           5. The system of claim 1, wherein each of the plurality of processor subsystems  
2           further includes:  
3                 an input/output peripheral coupled to the subsystem memory bus,  
4           wherein each of the DMA controllers is configured to access each of the peripherals via the  
5           corresponding subsystem memory bus.

1           6. The system of claim 4, wherein each of the plurality of processor subsystems  
2 further includes:

3           a remote access multiplexer coupled between the memory bus multiplexer and all  
4           DMA controllers outside the processor subsystem, wherein the remote  
5           access multiplexer is further coupled between the memory bus multiplexer  
6           and all HPI units outside the processor subsystem,

7           wherein the memory bus multiplexer is configured to couple to the memory bus at  
8           any one time exactly one of the HPI unit, the DMA controller, and the  
9           remote access multiplexer.

1           7. The system of claim 6, wherein each of the plurality of processor subsystems  
2 further includes:

3           a remote access arbiter coupled to the remote access multiplexer and configured to  
4           set the remote access multiplexer to couple to the memory bus multiplexer  
5           at any one time exactly one of the HPI units and DMA controllers outside  
6           the processor subsystem.

1           8. The system of claim 6, wherein each of the plurality of processor subsystems  
2 further includes:

3           a memory bus arbiter coupled to the memory bus multiplexer to arbitrate between  
4           access requests received from the HPI unit, the DMA controller, and the  
5           remote access multiplexer, wherein said arbitration is performed on a round-  
6           robin basis.

1           9. The system of claim 1, further comprising:

2           a memory bus interface coupled to each of the memory buses, wherein the memory  
3           bus interface includes a one-way first-in-first-out (FIFO) buffer from each  
4           memory bus to every other memory bus.

1           10. A digital signal processor chip, comprising:

2           a plurality of memory bus multiplexers; and

3 a plurality of DMA controllers each coupled to each of the plurality of memory bus  
4 multiplexers.

1 11. The chip of claim 10, wherein each of the memory bus multiplexers is coupled  
2 to one or more corresponding memory devices by a corresponding memory bus.

1 12. The chip of claim 11, wherein each of the DMA controllers is configurable to  
2 access each of the memory devices via a corresponding one of the plurality of memory bus  
3 multiplexers.

1 13. The chip of claim 11, further comprising a plurality of memory bus arbiters  
2 each coupled to a respective memory bus multiplexer, wherein each of the plurality of  
3 memory bus arbiters is configured to set their respective memory bus multiplexers to grant  
4 access to the corresponding memory bus in response to one or more access requests from  
5 the plurality of DMA controllers.

1 14. The chip of claim 13, wherein the arbiters are further configured to resolve  
2 conflicts on a round-robin priority basis and grant only one access request at a time.

1 15. The chip of claim 12, further comprising:  
2 a plurality of host port interface (HPI) units each coupled to each of the plurality of  
3 memory bus multiplexers, and each configured to access each of the  
4 memory devices via a corresponding one of the plurality of memory bus  
5 multiplexers.

1 16. The chip of claim 15, further comprising a plurality of memory bus arbiters  
2 each coupled to a respective memory bus multiplexer, and each configured to arbitrate  
3 between a local DMA controller, a local HPI unit, and a remote access multiplexer for  
4 access to a memory bus.

1 17. A multi-core digital signal processor, comprising:

2 a first processor subsystem that includes:  
 3 a first processor core;  
 4 a first memory device coupled to the first processor core by a first  
 5 instruction bus;  
 6 a first memory bus multiplexer coupled to the first memory device by a first  
 7 memory bus;  
 8 a first DMA controller coupled to the first memory bus multiplexer and  
 9 configured to control the first memory bus to access the first  
 10 memory device;  
 11 a first HPI unit coupled to the first memory bus multiplexer and configured  
 12 to control the first memory bus to access the first memory device;  
 13 and  
 14 a first remote access multiplexer coupled to the first memory bus  
 15 multiplexer; and  
 16 a second processor subsystem that includes:  
 17 a second processor core;  
 18 a second memory device coupled to the second processor core by a second  
 19 instruction bus;  
 20 a second memory bus multiplexer coupled to the second memory device by  
 21 a second memory bus;  
 22 a second DMA controller coupled to the second memory bus multiplexer  
 23 and configured to control the second memory bus to access the  
 24 second memory device;  
 25 a second HPI unit coupled to the second memory bus multiplexer and  
 26 configured to control the second memory bus to access the second  
 27 memory device; and  
 28 a second remote access multiplexer coupled to the second memory bus  
 29 multiplexer,  
 30 wherein the first DMA controller is coupled to the second remote access  
 31 multiplexer and is configured to control the second memory bus to access  
 32 the second memory device, and

33 wherein the second DMA controller is coupled to the first remote access  
 34 multiplexer and is configured to control the first memory bus to access the  
 35 first memory device.

1 18. The processor of claim 17, wherein the first HPI unit is coupled to the second  
 2 remote access multiplexer and is configured to control the second memory bus to access  
 3 the second memory device, and wherein the second HPI unit is coupled to the first remote  
 4 access multiplexer and is configured to control the first memory bus to access the first  
 5 memory device.

1 19. The processor of claim 17, further comprising a first arbiter coupled to the first  
 2 memory bus multiplexer and configured to arbitrate between the first DMA controller, the  
 3 first HPI unit, and the first remote access multiplexer for control of the first memory bus.  
 1